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Abstract
To achieve the muti-gigabit density required for semiconductor disk implemen-
tation, the existing EEPROM memory cells must be scaled down in size as well
as voltage. Floating gate EEPROMs require high on-chip programming voltages
('"'-'15V), which, over repeated Erase and Write operations, can lead to single bit /
failures. SONOS memories, however, can exhibit data retention and excellent en- r
durance to many Erase/Write cycles ('"'-'106 cycles) while requiring a small cell q.rea
and low programming voltage ('"'-'5-10V).
Previous work on discrete SONOS memory transistors_has been extended to the
integrated circuit level by designing a small SONOS memory array to serve as a test
vehicle for high density EEPROMs and NVRAMs. This array is novel in that it
is powered by a single 5V supply which achieves the bipolar voltages necessary for
memory programming and erasure via switching circuitry in the addressing decoders.
The memory elements of the array are chosen to be p-channel SONOS devices in
order to minimize the destructive effects of electron injection into the gate as well
as to provide memory well isolation in our n-well CMOS fabrication process.
The test memory array consists of a 2 x 2 memory cell structure that effectively
mimics the operation of larger EEPROMs. Each of the cells can be accessed individ-
ually, to undergo the Write and Read operations, while the Erase operation affects
an entire sector. The logic of the initial design was verified with the SPICE circuit
simulation software and then a mask layout was performed with the Mentor Graph-
ics GDT software package. A post-layout equivalent circuit netlist was extracted and
exercised through a rigorous series of timing simulations utillizing SPICE. With the
completion of the design and verification stage, the circuit is ready to be fabricated
in-house using our custom n-well CMOS/SONOS processing sequence.
1
Chapter 1
Introduction
1.1 A Perspective on Electronic Memories
The ideal electronic memory should offer fast random access to data, long-term
data retention, preservation of data integrity (over repetitive write/read cycles),
high density, low cost per bit, low power consumption, a single supply low pro-
gramming voltage, and a high degree of radiation tolerance (for military and space
applications). The difficulty in creating a compact, light-weight memory that can
optimize all these criteria has led to the development of application specific mem-
ories. Generally, these can be grouped into short term (or volatile) memories and
long term (or nonvolatile) memories.
Volatile memories provide fast data retrieval and storage at the expense of data
retention. Semiconductor memories such as Dynamic Random Access Memories
(DRAMs) and Static Random Access Memories (SRAMs) dominate the volatile
memory market. DRAMs combine high speed memory access and programming with
high density but are volatile and the data must be refreshed periodically. SRAMs
provide faster memory access and do not need to be refreshed, but they require
the presence of a constant power supply in order to maintain the integrity of the
data. To improve the data retention some efforts have been aimed towards utilizing
battery back-up or a nonvolatile memory (NVRAM) to preserve the data in case of
power failure.
2
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Figure 1.1: A tree structure depiction of electronic memories
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Nonvolatile memories are considerably slower than DRAMs or SRAMs, but they
are able to retain the data for long periods of time without the presence of a power
supply. Unlike the fast access memory market, the nonvolatile memory market con-
tains several technologies vying for dominance. Historically, the leading technology
has been magnetic core, specifically in the form of magnetic disks and tape. Though
this approach provides excellent data retention and integrity for current applications,
it has certain shortcomings which may hinder their dominance in the near future.
As computers evolve into more portable forms such as notebook or even hand-held
computers, it becomes vitally important to develop light weight, low power, reli-
able disk drives. Magnetic disk drives comprise of mechanical components which
are heavier, less reliable and require more power than solid state components. The
most significant constraint on magnetic technology is the inherent latency in storing
or retrieving the first byte of data. Either process requires a lag time in which the
disk drive's head moves to the appropriate track and waits until the spindle spins the
appropriate sector of the track into position before any information can be accessed.
The effect of this lag will become far more pronounced as computer data processing
and transfer speeds increase. The difficulties involved in modifying magnetic mem-
ories to alleviate this bottleneck, combined with the inherent random data access
of the competing semiconductor memories, may impede the decision to choose a
magnetic based technology as the nonvolatile data storage in laptop computers.
Semiconductor Read Only Memories (ROMs) present the logical alternative to
magnetic disks because they are reliable solid state memories which dissipate little
power and can randomly access data with less lag time than magnetic memories.
The simplest ROMs are ROM and Programmable ROM (PROM), which allow data
to be written once only. Electrically Programmable ROMs (EPROMs) improve over
PROMs by allowing repetitive data alterations. However, while the Write operation
may be performed electrically, the Erase operation requires exposure to ultraviolet
radiation, necessitating the physical removal of the chip from the computer. Elec-
trically Erasable Programmable ROMs (EEPROMs) can be both programmed and
4
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erased electrically, making them the most versatile of all the ROM devices. Despite
their versatility, EEPROMs have not been able to capture the nonvolatile semicon-
ductor memory market because EPROMs are cheaper and generally have a smaller
cell size. However, improvements in EEPROMs such as the recent developments on
the oxide-nitride-oxide (ONO) based memory devices and the introduction of Flash
EEPROMs, will soon thrust EEPROMs into prominence [3, 7].
1.2 A Comparison of Contemporary EEPROMs
In order to supplant magnetic disks, there is ongoing research to make solid state
disks viable. EEPROMs are the most likely candidates to evolve into semiconductor
disks, but the question that now remains is, "which particular type of EEPROM will
be adopted?" Generally, EEPROMs can be divided into floating gate MOSFETs
and floating trap MOSFETs. Floating gate devices store digital data as a function
of the "on" (logic 1) and "off" (logic 0) states of the transistor by the presence
or absence of charge on a conducting layer of polysilicon embedded within the gate
dielectric. Charge storage in floating trap devices occurs in the actual gate dielectric
itself due to its trap rich composition.
Of the many floating gate structures, only the Flash memories will be discussed
because they promise to yield the high densities to achieve semiconductor disk im-
plementation. Flash EEPROMs utilize the same basic concept as regular floating
gate devices, but the cell topology is such that the need for select transistors is
minimized or even eliminated by employing sector or bulk erasure of the memory.
There are essentially four different approaches to Flash EEPROMs:
The NAND Floating Gate Tunnel Oxide or NAND FLOTOX [1] (Fig.1.2) is a
popular EEPROM structure which consists of a thin tunnel oxide above the drain,
a floating polysilicon gate, an inter-poly oxide, followed by the control gate. Prior
5
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Figure 1.2: An n-channel NAND FLOTOX cell architecture. [1]
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to the development of Flash memory, the FLOTOX cells were connected in parallel
to the Bit Line (NOR structure), requiring one series address (or select) transistor
per memory cell. To enhance the density, the NAND FLOTOX stores each byte of
data in eight serially connected FLOTOX transistors which are sandwiched between
two select transistors. The first address transistor is connected to the Bit Line and
selects the data to be read, while the second prevents current from propagating
during programming. Overall, the NAND cell architecture effectively reduces the
memory cell size from one select transistor per bit to 1/4 selector transistor per bit.
All the n-channel NAND FLOTOX cells are simultaneously set to the "off" state by
applying 17V [1] to all of the control gates while grounding the Bit Lines, resulting in
negative charge accumulation on the floating gates, turning the devices off (logic 0).
Programming the data is done one bit at a time. The control gates of the unseleeted
transistors and the Bit Line are serat 22V, while the control gate of the unseleeted
transistor is set to OV. Thus, the unselected transistors merely transfer the bit line
voltage to the selected transistor, programming the logic state. The Read operation
....
is performed by precharging the Bit Line, grounding the desired control gate and
applying 5V to the control gates of the unselected cells. If the selected device is
in depletion mode, then it generates a current that passes through the unselected
transistors to a sense amplifier to convert the data into a digital output.
The Split-Gate [2, 8, 9, 7] is a Flash structure (Fig.1.3) whose cell area is mini-
mized by incorporating the select (or address) transistor with the memory transistor
by overlapping their gates. Thus, the floating gate only controls half the channel
and will not turn on the device unless an appropriate bias is put on the control gate
as well. Chip erasure for an n-channel split-gate cell occurs when -11V is applied to
the Word Lines, 5V to the Bit Lines and the drains are floated, allowing discharge
of the floating gate via Fowler-Nordheim tunneling [2]. Single bit programming
(Write) requires 18V on the particular Word Line and OV on the particular Bit Line
to facilitate electron tunneling to the floating gate. The other memory cells must
be inhibited during this process. As with the FLOTOX, data is read by detecting.
7
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Figure 1.3: A Split-Gate cell architecture. [2]
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Figure 1.4: A cross-section of an ETOX cell. [3]
the amount of current generated by the selected device.
The EPROM Tunnel Oxide or ETOX [10, 3, 7] is, perhaps, the most widely
used Flash EEPROM (Fig.1.4). It programs by channel hot electron injection into
the floating gate and erases by discharging via Fowler-Nordheim tunneling to the
source. Bulk erasure for n-channel ETOX occurs by applying a high voltage to all
the sources while grounding all the select lines [11]. Writing a cell requires grounding
the Bit Line and the source while the Word Line receives 13V, enabling electrons
to tunnel to the floating gate and program the device. During the Read operation,
a bias is applied to make the device source a current (depending upon its "on" or
"off" state) without resulting in erroneous programming or erasure.
The Triple Poly [12, 13,3, 7] structure (Fig.1.5) employs an erase gate in addition
to the contol and floating gates, increasing the cell size and making it more unpopular
in the market. Data programming occurs via hot channel hot electron injection when
9
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Figure 1.5: A cross section of a Triple Poly cell. [3]
20V is applied to the control gate and 16V to the drain. To erase the data 30V is
applied to the erase gate [12], forcing the floating gate to discharge to the erase gate.
While these four Flash memories have comparable erase/write times and exhibit
excellent retention, the most likely candidates for semiconductor disks seem to be
the NAND FLOTOX and ETOX. The high density provided by the ETOX, the low
programming voltage of the NAND FLOTOX combined with the relatively simple
fabrication sequence for both structures lend to their viability as semiconductor
disks.
The relative ease of fabrication and long term retention of the floating gate Flash
memories are offset by several serious disadvantages, namely, the high programming
voltage and the poor endurance to erase/write cycles. Despite the claim of 5V off-
chip compatibility, the input voltage must be charge pumped up to levels necessary
to program the device. The repetitive pulsing of the high programming voltages
on the device terminals during the Write/Read/Erase cycles may disturb or even
damage the regular MOSFETs in the peripheral circuitry. In addition, the resultant
10
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high electric fields also limit the endurance of the floating gate device itself to less
than the desired one million cycles. Excessive cycling can result in charge uninten-
tionally trapped in the oxide (trap-up) or breakdown in the gate and tunnel oxides,
resulting in single-bit failures, one of the most serious reliability problems of floating
gates. [3, 7, 14, 15]
Since most manufacturers are more concerned with the excellent retention of
the floating gate approach rather than its questionable endurance, it remains the
most popular EEPROM structure. However, as device scaling is pushed deeper into
the submicron regime to achieve higher densities, the high programming voltage
related endurance problems will become more pronounced and make floating gate
semiconductor disks more unreliable. Hence, there is sufficient reason to look at
other technologies, such as the floating trap devices, to produce the nonvolatile
memories of the future.
Within the floating trap family of devices, there are two approaches to high
performance' EEPROMs. Of these, the ferroelectric devices are still in their early
stage of development. Data is stored by polarizing the dipoles within the novel
PZT gate dielectric. [7] In principle, these memories should provide the fastest
data access and program times since they do not require charge to be physically
transferred to and from the gate dielectric. However, the basic ferroelectric device,
unless used in conjunction with a MOSFET, is a a destructive readout, rather
than a Nondestructive Readout (NDR) as in the floating gate and floating trap
devices. Thus, each readout cycle requires a subsequent refresh cycle to maintain
the integrity of the data. Moreover, there are still some processing problems that
must be overcome before ferroelectric memories become a serious competitor in the
market.
Perhaps the ideal technology for the future of nonvolatile memory is the silicon
nitride floa,.ting trap memory. Silicon nitride memories operate under a similar prin-
ciple to the floating gate devices, namely, the charge stored within the gate dielectric
11
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of the MOSFET determines the logic value of the data. The primary difference be-
tween the two, however, is the floating gate stores charge on" a conducting layer while
the nitride memories store it in discrete traps within the silicon nitride layer of the
gate dielectric. This approach renders the device relatively invulnerable to pinhole
defects in the oxide since only those traps located spatially near the defect will dis-
charge. Thus, the nitride memories such as Metal-Nitride-Oxide-Silicon (MNOS)
and polySilicon-Oxide-Nitride-Oxide-Silicon (SONOS) are inherently more reliable
than the floating gates because they display a gradual deterioration in operating fea-
tures with cycling rather than an abrupt failure of the cell demonstrated by floating
gate EEPROMs [15]. In addition, they require smaller programming voltages. Of
the two nitride memories, SONOS provides the smaller programming voltage and
cell size, because the addition of a "blocking" oxide permits the nitride to be scaled
while maintaining the same internal electric fields in the dielectrics.
While the development of MNOS and SONOS memories was actively pursued in
the 1970s, they failed to seize the commercial memory market. This had less to do
with the performance of the devices than the issues of fabrication. The processing
of most floating gate structures (e.g. FLOTOX) is a straight forward variation of
the regular MOSFET process sequence while the dielectric growth of MNOS and
SONOS devices is more complex and requires careful control of the various layers.
Controlling the growth and quality of the ultra-thin tunneling oxide and the silicon
nitride layer proved too much of a gamble for many industries to invest, and thus,
MNOSjSONOS was abandoned by many U.S. commercial memory manufacturers
in favor of the floating gate. However, it is important to note that the U.S. aerospace
and defense industries still pursue SONOS research because the radiation hardness
of SONOS nonvolatile memories is ideal for military and space applications.
Nevertheless, the 1980s proved a fruitful decade for MNOS/SONOS research as
a handful of institutions (e.g. Hitachi, Citizen, Lehigh University, Westinghouse,
Sandia and Hughes) made remarkab.1e advances in improving the device. In 'the
late 1970s, Chen [16] gave birth to the SONOS transistor by introducing a blocking
12
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oxide to the MNOS structure to scale the device and reduce gate leakage. The early
SONOS devices required 25V programming, but Agarwal [17] was able to develop
a scaled version that required 10V. Then in 1983, Suzuki [18] developed the first
low voltage SONOS device with 6V programming. However, it had only a 0.6V
memory window between the Erase and Write states which lead to poor retention
of data. Chao [19] was able to improve the static memory window to 6.5V with
8V programming, while Libsch and Roy [20], his successors, demonstrated a 5V
programmable SONOS device with 3.8V static memory window, though the work
was mainly done on capacitors. Finally, French [4] and Hu [21] were able to extend
these results to transistors and improve the retention and dielectric scaling.
SONOS research in the last decade has not been limited to the single transistor
level. Two major corporations, Hitachi and Citizen, manufacture and sell MNOS
and SONOS EEPROMs. Hitachi produces EEPROMs using an MNOSjSONOS
technology based upon the scaling guidelines put forth by Minami and Kamigaki [22]
while Citizen has recently produced a 1Mbit SONOS EEPROM [23] that employs
a split-gate cell architecture similar to that used in Flash EEPROMs. The circuit
operates using a 9V differential voltage generated by a 5V supply and a -4V supply.
Single bit programming occurs when 5V is applied to the Word Line and -4V to
the Chip Select and Bit Line, resulting in Fowler-Nordheim tunneling of electrons
from the channel to the nitride. In order to optimize the Read current, the memory
window of the SONOS devices was designed such that the Write time is 100us and
the Erase time is 10ms. However, since the chip is page (128 bytes) written and
block (512 bytes) erased, the effective Write time becomes O.lp,s per bit and the
effective Erase time becomes 2.4p,s per bit. The memory is block erased when all
the bit lines are set to 5V and the word line to -4V. To read a particular cell, the
address gate turns the series transistor on and forces a current proportional to the
memory transistor's logic state to the sense amplifier.
13
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1.3 Scope of this Thesis
Over the last decade, researchers at Lehigh University's Sherman Fairchild Cen-
ter for Solid State Studies have made significant contributions to the state of the art
of SONOS nonvolatile memory devices. By experimenting with thinner dielectrics,
novel dielectric compositions and buried channel structures, we have been able to
optimize device endurance, improve retention and reduce the programming voltage
to TTL levels ( 5V). We believe we can duplicate these results onto the integrated
memory circuit level by developing a small solid state SONOS EEPROM test circuit.
This memory array will be novel in three ways. First, it will be powered by a
true 5V supply without the need to charge pump to higher programming voltages.
Second, the power supply will be unipolar, forcing the circuit to switch the gate
and bulk voltage polarities in order to achieve the negative programming voltage.
Finally, the memory array elements will be p-channel SONOS, not the traditional
n-channel devices so commonly adopted by industry. This serves the twofold purpose
of isolating the memory elements from the address transistors by placing them in
a separate n-well (for our n-well technology) as well as allowing us the opportunity
of studying the unique properties of p-channel devices in memory arrays, such as
improved Erase/Write characteristics since electron injection to the gate will be
minimized.
In the next chapter, the discrete SONOS transistor will be discussed with par-
ticular emphasis on their implementation in practical EEPROMs. The operating
modes will be explained explicitly and an analytical treatment of the physics in-
volved in writing the device will be reviewed. Some experimental results on discrete
n-channel SONOS devices will be presented to demonstrate the adaptability of our
existing memory testing station to test integrated memory arrays.
In the third chapter, the actual memory array will be discussed. First, there will
14
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be a treatment of the cell topology and operation. Next, the individual addressing
circuit components will be analyzed with special emphasis on the sense amplifiers.
Finally, the particular characteristics of the memory circuit is analyzed with SPICE
simulation software and the memory circuit is created with a CAD mask layout
employing Mentor Graphics GDT.
In the fourth chapter, the conclusions of this study are summarized and the cur-
rent status of this project is presented. In addition, suggestions for related research
issues that merit further investigation are listed.
Two sets of appendices are presented in the final portion of this thesis. The
first lists the steps of the custom n-well CMOS/SONGS processing sequence that
will be employed in our laboratory to actually fabricate the circuit while the second
appendix contains a sample SPICE code based on a netlist gnerated from the layout.
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Chapter 2
The SONDS Memory Device
2.1 Basic Structure and Operation
A SONOS memory device may be visualized as a MOSFET with a modified
\...
gate dielectric that is ideal for charge trapping. The ability to trap charge enables
data storage to be expressed as a function of the conductivity of the transistor under
an applied bias. This is achieved by shifting the intrinsic threshold voltage of the
device to one polarity when the device is written and to the opposite polarity when
the device is erased, defining the logic "0" and" I" states. The threshold voltage of
a PMOS transistor can be expressed as:
(2.1 )
where cPGS denotes the gate to source potential difference, IcPBI is the bulk potential,
NB is the bulk doping, ESi is the dielectric permitivitty of silicon, QF is the fixed
charge stored in the gate oxide (as an unintended byproduct ofthe fabrication), and
Cox is the capacitance of the gate oxide.
Note, the fixed charge (usually positive) stored within the gate dielectric com-
prises a significant term in this expression. The SONOS structure permits additional
charge storage into (or removal from) the gate dielectric when the device terminals
are appropriately biased. This is facilitated by the novel oxide-nitride-oxide (ONO)
dielectric sandwich structure which encourages charge tunneling into and subse-
quent trapping within the nitride region when a sufficiently large gate to bulk bias
16
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Figure 2.1: The cross section of a SONOS transistor.
is applied. To reflect the incorporation of the nitride charge, the threshold voltage
of a p-channel SONOS transistor can be expressed as:
VTH = cf>GS - 21cf>BI- v4ESiQNBIcf>B I _ QN(XOB + XN - x) (2.2)
Ceii EOB EN
where x is the charge centroid in the nitride, XN is the nitride thickness, EN is the
nitride permitivitty, Xob is the blocking oxide thickness, Eob is the oxide dielectric
permitivitty, and QN is the total charge in the nitride, which may be positive or
negative, depending upon the previous programming operation.
The Write operation for a SONOS memory device is defined by the necessary
threshold voltage shift that results in the low conduction state of the transistor. This
requires biasing the device into inversion and allowing the carriers in the channel to
tunnel into the nitride and shift the threshold voltage to the enhancement mode or
normally-off state. For a p-channel SONOS device, the Write operation results in
an inversion layer of holes in the channel with subsequent hole tunneling into the
17
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Figure 2.2: The energy band diagram and equivalent circuit of the SONOS device
during Erase and Write modes
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nitride, shifting the threshold voltage in a negative direction. The Erase operation
is defined by biasing the device into accumulation and allowing majority carrier
tunneling from the substrate to set the high conduction state of the transistor. For
a p-channel device, the electron tunneling shifts the threshold voltage in a positive
direction. If this shift is sufficiently large, the device may be in the depletion mode
or normally-on state.
During the Read oper~tion a constant current (""10JlA) is sourced through the
discrete SONOS device with the gate and drain grounded, forcing the source to gate
voltage to settle at a value close to the threshold voltage. This so-called "turn-on"
voltage includes the threshold voltage value but also incorporates the effect of the
current level. Examining the expression for the Read current, we note that
where
wf3 = Jlp( L )Gox
Since VGS is also vturn-on, the equation can be rewritten as:
v2IDSvturn-on = VT H + T
(2.3)
(2.4)
(2.5)
where the second term in the above equation represents a slight deviation from the
threshold voltage ( r"V 0.1V for most ofthe tested SON0 S devices). Another concern
regarding this readout scheme is that the turn-on voltage may induce erroneous pro-
gramming. However, if the Read pulse is sufficiently smaller than the programming
pulses the read disturbance may be considered minimal.
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2.2 Testing
Our strength in testing and characterizing SONOS transistors lies in their treat-
ment as electronic memories, and not merely as regular MOSFETs. Conventional
transistor testing techniques such as current-voltage (I-V) and capacitance-voltage
(C-V) provide information about certain device characteristics, but do not indicate
their performance in actual EEPROMs. In order to test the memory properties of
SONOS we have a custom built software controlled Erase/Write circuit that gen-
erates voltage pulses to the device terminals corresponding to the Read, Write,
Erase and Idle modes of a memory array. By varying the pulse amplitude, period,
and total number of cycles, we can extract data for the memory window, retention
and reliability. The timing delays of the applied patterns are similar to the timing
delays of the programming signals in an integrated memory array. Thus, by ob-
serving the transient response of the device we are able to reasonably predict its
performance on the circuit level.
The three primary tests that are performed on SONOS devices are: Erase/Write,
Retention and Endurance.
2.2.1 Erase/Write
Erase/Write measurements depict the maximum threshold voltage memory win-
dow, and cross-over time of the SONOS device. The memory window represents the
difference in threshold voltage shift when the device is erased and then written while
the cross-over time is a figure of merit used to indicate the programming speed by
the intersection of the Erase and Write curves.
For a typical Erase/Write measurement the device is initialized into the Erase
20
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Figure 2.3: The n-channel SONOS Erase/Write curves for two different tunnel oxide
thicknesses are presented. Note that thinner devices are able to program faster
because for a given programming voltage, they will have a higher electric field across
the tunnel oxide. Both devices had a 4911 nitride and a 4011 blocking oxide and were
tested with ±5V. [4]
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(Write) state, and then Write (Erase) pulses of increasing magnitude are applied to
the gate in order to shift the threshold voltage to the Write (Erase) state. After
each Write (Erase) pulse is administered, the device is again reprogrammed to its
inital state. Once the device is preset to one state, e.g. Erase, the quantity of
charge in the nitride proportionately diminishes the effective electric field generated
by the Write pulse across the tunnel oxide. Similarly, when the device is reset to
the original state, the resultant threshold shift will depend upon the amount it had
previously been written. Thus, each device operation displays a dependence upon
its programming history. This effect can be incorporated into the mathematical
expression for the threshold voltage shift [4].
The following Erase/Write analysis attempts to model the programming behavior
depicted in typical Erase/Write curves, e.g. Fig.2.3. For a first order analysis, we
make several approximations:
1. There is negligble current through the blocking oxide.
2. There is no contribution from the Si-Si02 interface traps to the charge injec-
tion.
3. The nitride traps are treated as a sheet charge located at a distance X (also
referred to as the charge centroid) from the tunnel oxide-nitride interface.
4. The relative dielectric constants of the blocking oxide and the tunnel oxide are
the same.
By Gauss's Law, the programming voltage can be expressed as:
EOX XOB XN - XVp = (XOT + XOB + -xN)EoT + 1>GS + 1>s +(- + )QN (2.6)EN EOX EN
where the initial electric field is
Vp - (:£Q1i + XN-X)QN(O) - 1>GS - 1>s
EOT(O) = EOX EN
Xeff
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We assume no time dependence on the programming voltage (i.e. it is constant) so
differentiating Eqn.(2.6) with respect to time and rearranging, we obtain
( XOB XN - x)dQN ( EOX )dEoT-- + -- = - XOT +XOB +-XN --
EOX EN dt EN dt
Note, d~t represents the net injection current into the nitride. Normally, this would
include the injection and leakage tunneling currents from the gate and bulk. How-
ever, we assume the dominant component to be Modified-Fowler Nordheim tunneling
from the semiconductor bands to the nitride bands, which can be represented by
JOT. Eqn.(2.8) is rewritten to emphasize the time dependence of the electric field.
where
(2.9)
(2.10)
Expressing JOT, the tunnel oxide injection current, in terms of an abbreviated bi-
nomial expansion of the Modified Fowler-Nordheim tunneling mechanism, yields,
where
and
(2.11)
(2.12)
(2.13)
The potentials ¢1 and ¢2 denote the oxide and nitride quantum mechanical barrier
heights, respectively and max represents the effective mass in the oxide. Eqn.(2.9)
is solved by separation of variables and the time-dependent electric field becomes
where
E t _ EOT(O)
OT( ) - 1 + IEoTCOlIZn (1 + i)ET T
·23
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(2.15)
(2.16)
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Figure 2.4: An Erase/Write curve on an n-channel SONOS device for 9V program-
ming. In this measurement the device was actually programmed to saturation with
a 1ms pulse. Contrast this with the 5V programming on a similar device in Fig.2.3
where 11s pulses were not sufficient to saturate the device because the smaller elec-
tric field across the tunnel oxide resulted in slower programming. [5]
Combining Eqns.(2.2),(2.6) and (2.14), we find the expression for the threshold
voltage shift. expression as a function of the initial tunnel oxide electric field prior
to programming.
E2 (0)Xeff~ln(l +tiT)
,6.VT H = ± _--:-=::--=T.,..,..,...,. _1+ IEc;;O)lln(l +tiT)
As Eqn.(2.16) shows, the threshold voltage shift is dependent upon the initial tunnel
oxide electric field prior to programming. EOT(O), in turn, is dependent upon the
initial charge is the nitride, QN(O), as related by Eqn.(2.7). Thus, each programming
operation on a SONOS device is dependent upon its programming history.
If the initial/reset state is always certain, then the threshold voltage shift caused
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by different programming pulses can be accurately determined. However, our mem-
ory testing station [24, 6] permits the device to be read only after it is programmed
but not after it is reset. Hence, we depend upon the assumption that the reset
threshold voltage does not deviate significantly each time the device is reinitialized.
However, since the Erase/Write measurement maintains a constant reset pulse while
varying the widths of the programming pulses, the device may not necessarily be
reinitialized to the same threshold voltage as the programming pulse widths become
larger. Often, this problem is avoided by initially saturating the nitride to one state
and reprogramming to that saturated state after each programming cycle. With
the reset state fixed, the effect of each programming pulse can be independently
determined.
2.2.2 Retention
Retention measurements indicate the efficiency of data storage over time. They
are performed by forcing the device into the Write (Erase) state and then reading
the data after a delay to see if significant charge has leaked out of the nitride. The
data is refreshed after each Read phase and then the read delay time is increased
logarithmically in order to project the threshold voltage memory window over a ten
year period. Fig.2.5 shows the retention characteristics of an n-channel SONOS de-
vice fabricated in our processing lab. Note, the decay rate for holes (which provides
the Erase state for an n-channel device) is greater than that for electrons. If this
memory window were to be implemented in an actual SONOS memory array with
the read voltage set at ground, the retention would be limited to approximately one
second when the Erase curve would intersect the zero volt axis. After this point,
the Erase and Write states would become indistinguishable and the data integrity
would no longer be preserved. Ideally, in this example, the retention is maximized
25
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Figure 2.5: The retention characteristics of a SONOS device (xot
49..4., Xob = 40..4.) are presented for 5V prograrnrning.[5]
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Figure 2.6: The threshold voltage of an n-channel SONOS device (x ot=20A, XN=
73A, xOb=54Ais presented versus number of Erase/Write cycles. The excessive cy-
cling increases charge trapping at the Si-Si02 interface and prevents complete dis-
charging, thus, increasing the threshold voltage. [6]
with the memory window designed such that both the Write and Erase decay curves
intersect the OV axis at the same point.
2.2.3 Endurance
Endurance measurements demonstrate the reliability of the memory over re-
peated Write/Read/Erase cycles. As the device is repetitively programmed and
erased, the electric field across the dielectric is constantly reversed. This resultant
stress builds up interface states which impede charge injection into the nitride and
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enhance charge leakage from the nitride, thus reducing the memory window. In
addition, the oxide, itself, can build up charge, and upon further stress, it may
eventually break down. We have optimized the endurance of our SONOS devices by
growing high quality (near defect-free) oxides to minimize the buildup of interface
states [25].
For most EEPROM applications, endurance is not much of an issue since the
data is not frequently altered. However, in order to develop semiconductor disks, it
is imperative that the base nonvolatile memory technology be able produce devices
which can withstand at least 106 programming cycles and 1012 read cycles without
compromising the validity of the data.
2.3 Memory Window Design Considerations
In order to perform at reasonable speeds, the storage elements in a memory
array cannot operate with a saturated memory window. Hence, a dynamic memory
window must be chosen to define the necessary Erase and Write pulse widths for a
given programming voltage. The positioning of the memory window is contingent
upon balancing the decay rates of the Erase and Write states while simultaneously
maximizing the read current. Since the decay rate for holes is approximately twice
as great as that for electrons, the memory window should be appropriately placed to
permit their respective threshold voltages to intersect at the zero crossing. Fig.2.7
demonstrates the relationship between the memory window placement and the data
storage time. The decay rates are logarithmic and differ because of the different
energy barrier heights of electrons and holes to back-tunnel from the nitride. The
Erase state threshold voltage for a p-channel SONOS device after a read delay time,
tRD can be expressed as:
(2.17)
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while the Write state threshold voltage is:
(2.18)
which defines the time dependent memory window to be:
(2.19)
Rewriting this expression in terms of the decay rates, we find:
(2.20)
The memory window collapses to zero at a time is.
(2.21)
Thus, the maximum data storage time, is, becomes:
(2.22)
Additional care must be taken to insure that the read detection scheme is sensitive
enough to distinguish between the two logic states even as the memory window
diminishes, else the data storage time will be severely limited.
The initial memory window is set by both the magnitude of the Erase and Write
pulses as well as the order in which they are applied to the device. The memory is
initially erased before data is written so the memory window will have a tendency to
shift positively. In addition, the Erase pulse is generally longer than the Write pulse
since the memory is sector erased but only single bit written. Hence, the shorter
Write pulses will not be able to completely compensate for the threshold voltage
shift caused by the Erase pulse. However, if during the device fabrication, the gate
is doped n+, the intrinsic threshold voltage will be shifted negatively by as much as
1V, allowing the memory window to be more appropriately centered to maximize
data retention.
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Figure 2.7: A hypothetical optimum dynamic memory window under 5V program-
mmg.
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The Memory Array Design
3.1 Approach
Once a dynamic memory window is chosen and true 5V programmability is
demonstrated on discrete SONOS devices, the next goal is to implement a memory
cell, and then, an entire SONOS memory test array. Fig.3.1 depicts the functional
block layout of a 2 x 2 SONOS memory array using the device scaling guidelines
developed by French [4] and Hu [21]. The array is unique since it contains p-channel
SONOS transistors as the memory elements and is powered by a single unipolar 5V
supply. A small array size is chosen because it can perform the same addressing and
programming operations as larger EEPROMs while providing a higher yield in the
fabrication.
The architecture of the 2 x 2 array is similar to that used by Citizen's Watch
in their 1Mb SONOS EEPROM [23]. However, instead of using an n-channel split-
gate memory cell, we employ a cell design consisting of a p-channel select/address
transistor in series with a p-channel SONOS memory transistor. The memory and
select devices share a common n-well that is isolated from the addressing and sensing
circuitry. This isolation is vital because the gate and bulk potentials of the memory
devices are repetitively switched from one polarity to the other as the device under-
goes different programming operations. While the alternating polarity of the gate
to bulk voltage may be conducive to memory programming, it is also detrimental
to the performance of the MOSFETs in the addressing circuitry.
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3.2 Basic Operation
The biasing conditions described in chapter 2 for the SONOS device provide the
basis for operating the cells of the memory array. The devices are operated upon
by the assorted data lines that interface the actual memory array itself with the
addressing circuitry. These data lines include the Word Lines (WL1 and WL2),
the Bit Lines (BL1 and BL2), the Select Lines (Xl and X2) and the common
bulk input (CS/n-well). The Word Lines and Bit Lines apply the memory gate
and source voltages, respectively, while CS/n-well provides the bulk bias. Xl and
X2 control the series address transistors which only operate during the read mode
where they provide a current path through the SONOS transistors and into the read
detection or sensing stage which determine the logic state of the device.
By referring to Fig.3.1, we see that each memory element shares a common Word
Line or Bit Line with its neighbors. Hence, when one memory cell is exercised, the
others must be inhibited lest their data be inadvertently altered. The key feature
of the addressing circuitry is that it must be able to both select any arbitrary cell
as well as inhibit the other memory cells. This can be illustrated by examining the
operating modes of cell (1,1).
To write SONOS cell (1,1), the addressing circuitry causes OV to be applied to
WL1 while the n-well (CS) is pulsed to 5V, enabling both the source (BL1) and
bulk to be at equal potentials. This allows programming of the device by altering
the threshold voltage of the transistor negatively, forcing it into the low conduction
state. Because none of the address/select transistors are turned on, the common
drain terminals are left floating but they will soon settle to a voltage close to the
source and bulk, and will thus, not significantly impede the operation of the device.
While cell (1,1) is written, the other cells are inhibited by the decoding circuitry.
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Operating Modes for Memory Cell Element (1 , 1)
Mode X1 WL1 X2 WL2 BL1 BL2 CS
READ GND Vr Vp Vr SA Open Vp
WRITE Vp GND Vp Vp Vp GND Vp
ERASE Vp Vp Vp GND GND GND GND
Figure 3.1: The SONOS memory array and its operating conditions
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Figure 3.2: The cross section of a memory cell during its operational modes
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Cell (1,2) is not affected by the voltage applied to WL1 since BL2 is set to the
same potential, hence, there is no effective gate to source voltage. Cell (2,1) is
also inhibited by a zero gate to source bias because WL2 is set the same as BLl.
Cell (2,2) is inhibited due to a zero gate to bulk differential voltage, preventing the
formation of an inversion layer to allow programming.
Unlike the Write operation, which affects one cell at a time, the Erase operation
is performed on an entire row. To erase row 1 (containing cells (1,1) and (2,2) ),
5V is applied to WL1 and OV is applied to CS, BL1 and BL2. Row 2 (containing
cells (2,1) and (2,2) ) are inhibited by keeping WL2 at the same potential as CS
and the Bit Lines. Row 1 now has a negative gate to source bias, enabling electron
tunneling into the nitride to set the devices into the high conduction state (depletion
mode) while row 2 has a OV gate to source bias which inhibits tunneling, and hence,
writing or erasing.
The Read operation is performed serially with one cell read at a time. To read
cell (1,1), Xl is set to OV and CS/n-well is pulsed to 5V, saturating the address
transistor, and providing a current path from the CS source to the memory transis-
tor. If the SONOS device is in the high conduction state, then a read voltage (~ ;::::;
~ = 5V) applied to the gate will generate current flow proportional to the square of
the programmed threshold voltage. The read current flows through BL1 and into a
read detection sensing stage to be translated into a data output. Note, no voltage is
actually applied to BL1 during the Read mode; it merely serves as a path from the
memory cell to the sense amplifier. Since it is imperative that the Read operation
be non-destructive, the Read voltage must be close to the source and bulk potential
in order to minimize tunneling, and hence, data alteration.
The other cells are inhibited by decoupling their connection to the sense amplifer.
While cell (1,1) is read, BL1 is switched into the sense amplifier and BL2 is left
floating. Thus, even though the same Read voltage is applied to cells (1,1) and
(1,2), only cell (1,1) provides a path for current to flow to the output. Meanwhile
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cells (2,1) and (2,2) cannot source current because the address transistors on row
2 remain off.
If the device in cell (1,1) is in the low conduction state, it will not source any
current to the sense amplifier. A default output is then provided by the sense
amplifier to indicate this.
3.3 Input / Output Signals
The addressing and programming of a particular memory cell are considered
simultaneous operations. The combinatorial logic in the addressing circuitry uses
the address control signals (AD and A1) with the programming control signals
(CS, ERASE and READ / PGM) to switch in the supply voltages (5V and OV)
to the appropriate Bit Lines, Word Lines and Select Lines. AD locates the row of a
particular memory cell by pulsing high in order to access row 1 and pulsing low to
access row 2. The column location is provided by A1 which pulses high for column
1 and low for column 2. The programming mode is determined by the combination
of READ/PGM and ERASE. If READ is high, then the addressing circuitry
switches in the appropriate voltages to the location specified by AD and AI. If
READ is low and ERASE is high, then the appropriate erase mode voltages
are applied. Note the Write operation occurs by default when both READ and
ERASE are low.
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3.4 The Addressing/Decoding Circuitry
Fig.3.3 shows the circuit schematic for the memory array. Extensive simulations
on the circuit were performed using the SPICE 3c1 software package. Each circuit
module was tested individually for functionality and timing both before and after
the VLSI layout. The complete circuit, itself, was also rigorously tested before and
after layout, with special emphasis on the different data sensing schemes. Only the
final results of these simulations will be presented in this thesis.
3.4.1 Row Decoder
The row decoder consists of identical circuits for each row, differing only in that
the top row is addressed by AD while the bottom is addressed by AD. For this
reason, only the addressing circuitry of the top row will be explained.
The logic for the select line, Xl, is functionally simple. The address/select
transistors of row 1 remain off during the Erase and Write modes but will turn on
during the Read mode. This function can be served with a simple nand gate whose
inputs are AD and READ. When both inputs are true, Xl goes low and activates
the p-channel address transistors. Otherwise, Xl remains high and the address
transistors are off.
The logic for the Word Line, WLI, consists of three signal paths corresponding
to the three different programming voltages that are applied to the Word Line.
The Read programming voltage, Vr, is connected to the Word Line via p-channel
MOSFET mr. This transistor is activated only when READ is high, and hence,
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Figure 3.3: Circuit schematic for memory array
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Figure 3.4: Row decoder circuit
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READ (or PGM) is low. The Write voltage (OV) is connected to WLI through two
n-channel MOSFETs, mwl and mw2. Both transistors will turn on simultaneously
only when both READ and ERASE are low. The output of the exclusive-or gate
(XOR) insures the latter condition holds true while READ insures the former. Vp,
the voltage for the Erase mode, is connected to WLI via two p-channel MOSFETs,
mel and me2. Transistor mel is activated by the XOR gate since both AD and
ERASE are true while me2 is activated since READ is low, hence, Vp is connected
to WLl.
If AD is not true, then row 2 is selected and the addressing logic must insure
row 1 is inhibited. The NAND gate always provides a 5V output whenever AD is
low, preventing the select transistors in row 1 from activating. Meanwhile the XOR
connects Vp to WLI during the Write operation and OV to WLI during the Erase
mode, providing a OV gate to bulk bias which prevents programming.
3.4.2 Column Decoder
Like the row decoder, the column decoder also contains two modules which
differ only in that BLI is addressed by Al and BL2 is addressed by AI. Again,
like the row decoder, there are three different signal paths to the Bit Line. One path
provides the Write and Erase programming voltages, the second path inhibits BLI
when BL2 is addressed and the third path connects to the sense amplifier when a
memory cell in column 1 is being read. During the Read mode, if both Al and
READ are true, then transmission switch trl connects BLI to the sense amplifier;
otherwise it remains uncoupled. During the Write mode, if Al is true but both
READ and ERASE are not, Vp is connected to BLI by activating mpl as well
as causing the nand gate to close transmission switch twl. When ERASE is high,
OV is connected to BLI via n-channel MOSFET mgl. Note that since an entire
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Figure 3.5: Column Decoder circuit
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row is erased, both Bit Lines must have the same voltage applied to them. Thus,
the column address Al need not be factored into the logic. During the Write mode,
if Al is true, the nand gate outputs OV and closes twl. If ERASE is false during
this period, mpl is activated and Vp is connected to BLl. The pass transistors
mnl, mn2 and mn3 insure that BLI is inhibited when BL2 is written (and vice
versa).
3.4.3 Sense Amplifier
Sense amplifiers are used to convert the read current into an output voltage.
They are especially useful in extending the longevity of the data. As the threshold
voltage memory window for the SONOS devices decrease, so do their read currents.
Sense amplifiers are able to tolerate significant degradation in the read currents
while maintaining the integrity of the data.
The VLSI mask layout contains several different verSIOns of the memory ar-
ray, each containing a different sense amplifier. For one memory array, an off-chip
current-to-voltage converterjtransimpedance amplifier (fig. 3.6) is used to sense the
current and convert it to an output voltage. A variable resistor is used in feedback
with the opamp to provide higher gain if the read current degrades. If a virtual
ground is assumed between the input terminals of the opamp, then the output volt-
age expression can be written as:
(3.1 )
Typically, EEPROMs employ sense amplifiers that provide digital outputs, hence
analog circuits such as transimpedance amplifiers are not commonly used.
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Iread
-
-
Vout
Figure 3.6: The transimpedance amplifier sensing scheme for analog output voltage.
The second sensing scheme employs a cross-coupled inverter configuration (Fig.3. 7)
to produce a digital output. Node A is precharged to 5V via transistor m_p and
the input is precharged to ground via m_g. When READ is high, these transistors
turn off and the read current is allowed to charge up the input capacitor (C1 ) of
the sense amplifier. If the memory device is in the high conduction state, then the
capacitor will charge completely and cause m2 to conduct, forcing node A to toggle
to OV. However, if the device is in the low conduction state then no current will flow
into the sense amplifier and node A remains precharged to 5V. Since we define the
high conduction state as logic 1 and the low conduction state as logic 0, node A is
inverted to form the output of the sense amplifier.
The time required to charge the input capacitor, C1 , is restricted by the transient
leakage through transistor m4. Before the array assumes the Read state, Yin is
precharged to OV. If current is generated in the Read mode, C1 starts charging and
Yin increases until it toggles the flip-flop. During this transition, m4 progressively
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Vp
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V D
READ
Current
Vin
Figure 3.7: The cross-coupled inverter jflip-flop sense amplifier
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decreases conduction until it is finally cut-off. Thus, until m4 is completlely cut-off,
it will continue to sink some of the charging current.
The equation depicting the transient currents at the input to the sense amplifier
can be written as:
(3.2)
(3.3)dYin 1D'lTL4 Iread-+-=-dt 0 1 0 1
where 0 1 d~~n is the current charging the input capacitor, 1D'lTL4 is the leakage current
through m4 and I read is the current generated when a particular memory element
is read. We assume the memory transistor to be in the high conduction state and
is saturated when the read voltage is applied to it.
which can be rewritten as,
(3.4)
Transistor m4 is assumed to be in the linear region since it is trying to turn off
during the charging transient.
I D = ~(2(VGS - VTD)VDS - V~s) (3.5)
The drain and source voltages of m4 may be rewritten in terms of the potentials
actually present.
VDS = Yin (3.6)
'~ VGS = VG = VDD (3.7)
Thus, we have
I D = (3(VDD - VTD )Yin - ~~
When Yin is small, the equation may be approximated by
(3.8)
(3.9)
45
CHAPTER 3. THE MEMORY ARRAY DESIGN
Reexamining Eqn.3.3, we can now make the following substitutions
dVin + f3(VDD - VTD )Vin = 13m (V; _ V )2
dt 01 201 GSM ™
Laplace transforming, we obtain
sVin(s) - Vin(O+) + f3(VDD - VTD ) Vin(s) = f3m(VGSM - VTM )2
o 20s
Vin(s)(s + f3(VDD - VTD )) = 13m (VGSM - VTM )2
0 1 201 s
where Vin(O+) = O.
T/: ( ) _ f3m(VaSM - VTM )2
Yin S -
201s(s +f3(VDD - VTD )/Ol)
By using partial fractions, we can simplify the expression.
(3.10)
(3.11)
(3.12)
(3.13)
The expression can now be transformed back into the time domain to yield:
Since
9DS = f3(VDD - VTD )
and
we can rewrite Vin(t) as
(3.16)
(3.17)
(3.18)
where ..fL is a time constant T For quicker charging times, the flIU.c ratio should be9DS 1
large. This constraint can be met by reducing conductance of m4 with a smaller ~
ratio.
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The sensitivity of this read detection scheme can be calculated by noting that
the input voltage must be at least half the supply voltage to trigger the flip-flop.
Thus, C1 must contain at least a minimum charge equal to C1~' Expressing this
value in terms of the read current, we obtain the relation:
(3.19)
Assuming negligible voltage drop across the address transistor, the read current can
approximated by
I (3m 11-2 ( )READ = 2 TM 3.20
Assuming:
o effective hole mobility = 250
w - 3o L-
o effective dielectric thickness = 100.11
we calculate 13m = 1.3 X 10-4 • If tREAD = 150,""s and C1 = 7pF, then VTM (min) =
0.03V, thus,defining the lower limit for the logic 1 state.
3.5 Array Layout
The mask layout was performed using the Mentor Graphics CAD software on a
Sun workstation. From the layout, a series of fabrication masks will be constructed
which will be used in our microelectronic processing facility to fabricate the memory
array. The layout design is based upon the requirements of our n-well processing
technology, necessitating the use of p-channel SONOS devices to provide the memory
well isolation. We also employ a single poly-single metal process since we do not
have the means to deposit or grow low temperature inter-poly oxides. For this
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reason, we chose to design the memory cell as a two transistor cell as opposed to the
equivalent split-gate topology which would reduce the cell size. In order to satisfy
the resolution constraints imposed by the contact lithography and the wet chemical
etching processes, our design rules are s6mewhat lax. The minimum channel length
for each transistor is 8/Lm and most transistors, including the memory elements, have
a width to length ratio of 3:1. This dimension provides an acceptable compromise
between chip area and gain.
Figs.3.8-3.11 show the layout of the entire memory array as well as the individ-
ual test modules. In order to facilitate automatic testing, each layout employs a
standard bonding pad arrangement to enable the Rucker & Kolls automatic wafer
prober to use the same wafer card to probe the different circuits. Note, in addition
to the input signals and the output of the sense amplifier, other key nodes of the
array, such as the Bit Lines and Word Lines, are also connected to bonding pads.
In this way, provisions are made to study the internal behavior of the circuit as well
as its terminal characteristics.
3.6 Circuit Simulations
Prior to the actual layout, the addressing and sensing circuitry were extensively
tested using the SPICE 3d simulation software. The basic SPICE model used
for the MOSFETs is the MOSIS level 3 model which has been slightly modified
to suit some of our particular processing conditions. The SONOS transistors have
been modeled as MOSFETs with their threshold voltages preset to a particular
programmed state. SPICE interprets the threshold voltage as a constant parameter
and will not allow the gate voltage dependence to be inserted its definition within the
circuit file. Thus, while the simulations are able to predict the transient behavior
of the addressing and sensing circuitry, they are unable to analyze the transient
variations in threshold voltage of the SONOS devices themselves. For simulation
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Figure 3.8: Row decoder test pattern
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Figure 3.9: Column decoder test pattern.
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Figure 3.10: Sense amplifier test pattern
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Figure 3.11: Memory array layout using the Mentor Graphics GDT software and
Lehigh-SFC technology rules.
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purposes, the programmed VTH is set to the high conduction state in order to insure
that current is always output to the sense amplifier when the device is read, whether
or not it had been previously erased or written.
Circuit simulations were also performed on the actual layout itself. The Mentor
Graphics GDT software package provides a means to extract a layout netlist that
displays the equivalent circuit elements and the nodes to which they are connected.
In addition to depicting the actual transistors, the netlist also contains the effective
parasitic capacitance seen at each node including the interconnect and overlap ca-
pacitance. This netlist is compatible with the input circuit files for SPICE although
additional editing of the netlist is necessary to specify the simulation conditions.
Since the post-layout simulations provide a more realistic view of the circuit's per-
formance, only their results will be presented.
The transient simulations of the extracted netlist are more prone to convergence
problems than the pre-layout simulations. SPICE analyzes circuits by solving the
matrix expressions for the node voltages and loop currents. Each parasitic capacitor
in the layour becomes an element in the matrix. If a node is left floating or the
transient charge stored in the capacitors is too small, the matrix becomes singular
and the analysis diverges. In order to insure convergence, lOMO shunt resistors
were inserted at each node to prevent them from floating. In addition, different
tolerance parameters were specified to limit the number of calculation iterations
such that divergent calculations are bypassed. After some initial experimentation,
the following values were chosen:
o abstol=le-IO = the absolute current error tolerance
o chgtol=le-8 = the minimum charge tolerance
o reltol=O.05 = the relative error tolerance per iteration
o pivtol=le-6 = the minimum value for a matrix element treated as a pivot
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o trtol=l.O = the transient error tolerance
o gmin=5e-8 = the minimum conductance value
The following timing diagrams depict how the memory array would actually be
cycled in practical applications. While the address signals sequentially cycle through
the four cells, each cell follows through an Erase/Read/Write/Read cycle. Referring
to the timing diagrams, we see that AO initally strobed high which implies that row
1 is addressed. During this time Al is also strobed high, addressing cell (1,1). This
cell then follows through a complete test cycle in which it is erased, read, written
and read again. When Al is strobed low, cell (1,2) is addressed, and also follows
the same Erase/Read/Write/Read cycle. When AO is pulsed low, row 2 is selected
and cells (2,1) and (2,2) undergo the same programming sequence.
The key nodes that are examined in the timing diagrams are the Word Lines, Bit
Lines, Select Lines, and the input and output terminals of the sense amplifier. since
they are the input/output terminals of the memory cells. Each of these nodes is also
directly accessible in the layout since there are separate bonding pads designated
for each of them.
The timing simulations verify the functionality of the circuit, but indicate some
nonidealities that must be considered. In both the row and column decoders, there
is a small voltage drop in the Vp and ground signal paths due to the finite resistance
therein. Thus, the programming time estimations based on discrete device measure-
ments must be increased to compensate for the effective decrease in programming
voltage.
In a practical implementation of the array, 5V programming requires program-
ming pulse widths on the order of 10ms or lOOms to achieve an acceptable pro-
gramming window (rv IV). The simulations that use these pulse widths appear to
have negligible propagation delays as well as rise and fall times. However, in order
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Figure 3.12: A timing diagram which demonstrates the flip flop sense amplifier's
ability to convert the read current into a digital compatible voltage. Output A is
inverted to form Output B because the former toggles to OV when the memory
device is in the high conduction state, which we have previously defined to be the
logic 1 state.
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Figure 3.13: A timing diagram which shows the read current charging the input
capacitor of the flip-flop sense amplifier to a digital voltage. Because SPICE requires
all the device parameters to be predefined prior to simulation, the memory threshold
is preset to high conduction state independent of the programming modes. Thus,
the sense amp input always charges to 5V during the Read cycle.
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Figure 3.14: A timing diagram showing the Bit Line outputs. When the column
address signal, AI, strobes high, BLI is selected and undergoes the appropriate
Write, Erase and Read voltages while depicting the different Inhibit voltages when
Al strobes low. The converse is true for BL2.
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Figure 3.15: Timing diagram for the Select Lines. When AD strobes high, row 1 is
selected and Xl activates the series PMOS select transistors only when a memory
cell in row 1 is read, else it inhibits their conduction by maintaining 5V on the
memory gates. X2 behaves similarly when AD strobes low.
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Figure 3.16: Timing diagram for the Word Lines. When AO is high, row 1 is selected
and WL1 depicts the voltages for the Erase, Read and Write operations, respectively,
while WL2 inhibits row 2. The strobing of A1 during this time determines which
particular cell of row 1 is addressed. When AO is low, row 2 is selected while row 1
is inhibited, hence WL2 reflects the applied Erase, Read and Write voltages whereas
WL1 shows the different inhibit voltages.
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to determine the maximum possible programming speeds (even if they may not be
physically realizable), pulse widths on the order of 50j.Ls were used. In these simu-
lations, it was noted that the rise and fall times of the outputs were approximately
30j.Ls. Since, the programming pulse width should be significantly greater than the
rise and fall times, the minimum pulse width should be no less than 150j.Ls. While
150j.Ls Erase and Write pulses are unrealistic for 5V programming, this figure of
merit defines the minimum possible time to read a memory cell.
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Conclusions
4.1 Conclusions and Recommendations for Fu-
ture Work
The attainment of true 5V programmability for EEPROMs is crucial to developing
a highly reliable EEPROM and semiconductor disk technology. This thesis exam-
ined the some of the considerations regarding the memory window design to achieve
5V programmable SONOS devices and showed how they can be implemented in a
small memory array. A CMOS addressing/decoding circuit was designed to switch
5V and OV to the memory device terminals in order to achieve the bipolar program-
ming voltages required to store and read data. The memory array design layout
was implemented using the Mentor Graphics GDT software and was successfully
simulated using the SPICE 3d program. The layout design rules were based upon
our custom n-well CMOS/SONOS process sequence, thus necessitating the use of
p-channel SONOS transistors to provide the memory well isolation. With the com-
pletion of the layout mask set, the circuit will fabricated and tested in-house.
While true 5V programmable nonvolatile memories is a worthy goal, it is impor-
tant to note that the evolution of laptop and notebook computers will eventually
necessitate scaling the programming voltage down to '" 1.3V, where the nonvolatile
memories can be powered by a nickel-cadmium battery. Before such SONOS EEP-
ROMs can be implemented, however, the basic physics and technology of discrete
devices must be investigated in order to produce memory elements which can operate
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with this voltage.
There is also further work that must be done to improve our SONOS process-
ing technology on the layout/circuit level. Theoretically, it is possible to design a
IJ.Lm2 SONOS memory cell using O.25J.Lm feature sizes, but this requires state of
the art technology that is unavailable to us. To generate the required precision for
small geometry (sub-micron) patterns, it is necessary to employ both electron beam
lithography and reactive ion etching. Our in-house processing technology is capable
only of contact lithography and wet chemical etching, both of which obscure the
pattern resolution and thus, necessitate larger feature sizes on the mask set in order
to produce reliable devices and circuits. If access to the high resolution processing
equipment is permitted in the near future, then it is possible to produce a SONOS
EEPROM with a IJ.Lm cell size.
Further improvements need to be made on the effectiveness of the SPICE sim-
ulations, as well. The current simulations demonstrate the functionality of the ad-
dressing and sensing circuitry and show that the slewing of the programming pulses
caused by the parasitic capacitances is minimal compared to the programming time.
However, SPICE cannot model the transient behavior of the SONOS device itself
because the threshold voltage is predefined as a constant parameter. Some efforts
have made to skirt around this problem by artificially altering the threshold voltage
via inserting a capacitor parallel to the gate dielectric and charging it with a current
source whose magnitude is dependent upon the gate to bulk voltage. The stored
charge can alter the threshold voltage in a similar manner as the silicon nitride layer
of a SONOS device. While SPICE is flexible in allowing nonlinear dependence on its
current sources, it cannot incorporate time dependence into the voltage-controlled
current source expression. Hence, an accurate equivalent circuit for a SONOS de-
vice cannot be developed using conventional SPICE to depict the transient change
in threshold voltage when there is a gate bias.
With the recent acquisition of the XSPICE software from GeorgiaTech, there is
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renewed hope in creating a SPICE compatible model for SONOS. XSPICE enables
the user to define a new device from its fundamental behavioral equations. Some
initial investigations have shown promise in modeling the time dependent threshold
voltage shift, and when the actual SONOS model is completed, it can be incor-
porated into the circuit simulations to attain a complete transient analysis of the
memory array.
One final challenge is offered to the future researcher: to improve the scaling of
the memory cell by eliminating the need for the select transistor. Select transistors
prevent erroneous programming at the cost of increasing the cell area. While it is
possible to reduce this area by overlapping the gates of the two transistors, it is
certain that the future of SONOS EEPROM scaling lies in the development of a
true single transistor memory cell.
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Appendix A
CMOS/SONOS Fabrication Sequence
1. Starting Material 3 in p-type 2-3 Ohm/cm
1. N-Well Implant Formation
o Wet Oxidation for 1000 A, 950°C, 25 min (
o Mask Level NW
o BHF Etch, 10:1, 2 min
o Implant, Phosphorus, 4.8 x 1012 , 100KeV
o Dry Oxidation, 500 A, 1200 °C, 5 min
o Implant Anneal, 1200 °C, 240 min
1. Active Device
• LPCVD Nitride, 200mTorr, 10:1 ratio, 54 min, 1000 A
o Mask Level AD
o Plasma Etch Nitride (CF4 )
1. Channel Stop Implant
o Mask Level FI
o Implant, BF2 , 5 X 1011, 145KeV
o Wet Field Oxidation, 6500 A, 1100 °C, 60 min
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o BHF Etch, 10:1, 1 min
o Hot H3P04 , 170°C, 35 min
o BHF ETCH, 10:1, 1.5 min
o Wet Oxidation, 900 DC, 20 min
o BHF Etch, 10:1, 1 min
o Wet Pad Oxidation, 900 DC, 15 min
o Implant, Boron, 9 X 1011, 70KeV
o Anneal, 950 DC, 30 min
1. Gate Dielectric Formation
o Triple Wall Dry Oxidation, 900 DC, 800 A
o Mask Level MW
o BHF Etch, 10:1, 2 min
• Triple Wall Dry Oxidation, 720 DC, 20 A, 9 min
o LPCVD Nitride, 250 mTorr, 735 DC, 120 A, 5 min, 10:1
• Wet Blocking Oxidation, 1000 DC, 40 A, 50 min
1. Gate Material
• LPCVD Polysilicon, 800 mTorr, 180 sccm SiH4 , 625 DC, 30 min, 5000 A
o POCl3 Doping, 900 DC, 25 min Pre-deposition, 30 min Drive-in
• BHF Etch" 10:1 , 15 sec.
• Mask Level PY
o Plasma Polysilicon/Gate Dielectric Etch (SPs)
• BHF Etch, 100:1, 1 min
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,
,
o Hot H3 P04 Etch, 170°C, 3.5 min
o BHF Etch, 100:1, 1 min
1. Source/Drain Formation
o Dry Pad Oxidation, 900°C, 15 min, 200-300 A
o Mask Level N +
o Source/Drain Implant, Phosphorus, 2 X 1015 , 100KeV
o Mask Level P+
o Source/Drain Implant, Boron, 5 X 1015 , 30KeV
o Anneal and Drive-in, 950°C, 60 min
o BHF Etch, 10:1, 1 min
1. Contact Window Formation
o Wet Oxidation, 900°C, 30 min, 1000 A
o Mask Level CW
I) BHF Etch, 10:1, 3-5 min
I) Dilute HF Etch (HF Dip), 30 sec
1. Metallization
I) RF Sputtering Aluminum, 110 mTorr, 60 min
o Mask Level MET
o PAN Etch, 45°C, 2 min
o Backside Clean-up
o Backside RF Sputtering Aluminum, 110 mTorr, 60 min
o PMA, 450°C, 30 min
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Sample Spice Code
The sample SPICE code below simulates the programming sequence of the memory
array. The ciruit file is generated from the layout itself.
B.l Sample SPICE code
*
*
*
*
*
*
*
*
*.TECH lehigh-sfc-ne~
2/26/93
* SPICE net list for CELL masters
* Ledi: Version 5.2_1.10 sun4os4 Built Tue Hov 3 08:06:32 EST 1992
* start main CELL masters
Mcolumn_try2_iO_tpo_nand 9 8 10 108 TP V=24U L=8U
Mcolumn_try2_iO_tpl_nand 9 11 10 108 TP V=24U L=8U
Mcolumn_try2_iO_tnO_name 12 8 3 107 TH V=24U L=8U
Mcolumn_try2_iO_tnl_nand 9 11 12 107 TH V=24U L=8U
Mcolumn_try2_iO_tp2_inv 13 9 10 108 TP V=24U L=8U
Mcolumn_try2_iO_tn2_inv 13 9 3 107 TH V=24U L=8U
Mcolumn_try2_iO_tp3_tgate 14 9 10 108 TP V=24U L=8U
Mcolumn_try2_iO_tn3_tgate 14 13 10 107 TH V=24U L=8U
Mcolumn_try2_iO_tpO_inv_erase 16 15 14 108 TP V=24U L=8U
Mcolumn_try2_iO_tnO_inv_erase 16 15 3 107 TH V=24U L=8U
Mcolumn_try2_iO_tnl 17 16 3 107 TH V=24U L=8U
Mcolumn_try2_iO_tn2 18 8 17 107 TH V=24U L=8U
Mcolumn_try2_iO_tn3 16 19 18 107 TH V=24U L=8U
Mcolumn_try2_iO_tpl_nand2 20 11 10 108 TP V=24U L=8U
Mcolumn_try2_iO_tp2_nand2 20 21 10 108 TP V=24U L=8U
Mcolumn_try2_iO_tn4_nand2 22 11 3 107 TH V=24U L=8U
Mcolumn_try2_iO_tn5_nand2 20 21 22 107 TH V=24U L=8U
Mcolumn_try2_iO_tp6_inv2 23 20 10 108 TP V=24U L=8U
Mcolumn_try2_iO_tn7_name 23 20 3 107 TH V=24U L=8U
Mcolumn_try2_iO_tpl_tgate2 24 20 16 108 TP V=24U L=8U
Mcolumn_try2_iO_tn4_tgate2 24 23 16 107 TH V=24U L=8U
Mcolumn_try2_iO_tpO 8 21 10 108 TP V=24U L=8U
Mcolumn_try2_iO_tnO 8 21 3 107 TH V=24U L=8U
Mcolumn_try2_iO_tpl 19 11 10 108 TP V=24U L=8U
Mcolumn_try2_iO_tn4 19 11 3 107 TH V=24U L=8U
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Kro~2_iO_tpO_Xl_nand 7 21 10 108 TP W=24U L=8U
Kro~2_iO_tpl_Xl_nand 7 25 10 108 TP W=24U L=8U
Kro~2_iO_tnO_Xl_nand 26 21 3 107 TN W=24U L=8U
Kro~2_iO_tnl_Xl_nand 7 25 26 107 TN W=24U L=8U
Kro~2_iO_tp2 6 27 28 108 TP W=24U L=8U
Kro~2_iO_tp3 6 29 30 108 TP W=24U L=8U
Kro~2_iO_tp4 30 21 10 108 TP W=24U L=8U
Kro~2_iO_tn2 6 29 31 107 TN W=24U L=8U
Kro~2_iO_tn3 31 27 3 107 TN W=24U L=8U
Kro~2_iO_xor2_1_iO_tpO 15 32 33 108 TP W=24U L=8U
Kro~2_iO_xor2_1_iO_tpl 33 15 32 108 TP W=24U L=8U
Kro~2_iO_xor2_1_iO_tnO 15 25 33 107 TN W=24U L=8U
Kro~2_iO_xor2_1_iO_tnl 33 15 25 107 TN W=24U L=8U
Kro~2_iO_xor2_1_iO_tp2 32 25 10 108 TP W=24U L=8U
Kro~2_iO_xor2_1_iO_tn2 32 25 3 107 TN W=24U L=8U
Kro~2_iO_xor2_1_iO_tp3 29 33 10 108 TP W=24U L=8U
Kro~2_iO_xor2_1_iO_tn3 29 33 3 107 TN W=24U L=8U
Kro~2_iO_tpO 27 21 10 108 TP W=24U L=8U
Kro~2_iO_tnO 27 21 3 107 TN W=24U L=8U
Kro~2_iO_tpl 34 25 10 108 TP W=24U L=8U
Kro~2_iO_tnl 34 25 3 107 TN W=24U L=8U
Kro~2_il_tpO_Xl_nand 4 21 10 108 TP W=24U L=8U
Kro~2_il_tpl_Xl_nand 4 34 10 108 TP W=24U L=8U
Kro~2_il_tnO_Xl_nand 35 21 3 107 TN W=24U L=8U
Kro~2_il_tnl_Xl_nand 4 34 35 107 TN W=24U L=8U
Kro~2_il_tp2 5 36 28 108 TP W=24U L=8U
Kro~2_il_tp3 5 37 38 108 TP W=24U L=8U
Kro~2_il_tp4 38 21 10 108 TP W=24U L=8U
Kro~2_il_tn2 5 37 39 107 TN W=24U L=8U
Kro~2_il_tn3 39 36 3 107 TN W=24U L=8U
Kro~2_il_xor2_1_iO_tpO 15 40 41 108 TP W=24U L=8U
Kro~2_il_xor2_1_iO_tpl 41 15 40 108 TP W=24U L=8U
Kro~2_il_xor2_1_iO_tnO 15 34 41 107 TN W=24U L=8U
Kro~2_il_xor2_1_iO_tnl 41 15 34 107 TN W=24U L=8U
Kro~2_il_xor2_1_iO_tp2 40 34 10 108 TP W=24U L=8U
Kro~2_il_xor2_1_iO_tn2 40 34 3 107 TN W=24U L=8U
Kro~2_il_xor2_1_iO_tp3 37 41 10 108 TP W=24U L=8U
Kro~2_il_xor2_1_iO_tn3 37 41 3 107 TN W=24U L=8U
Kro~2_il_tpO 36 21 10 108 TP W=24U L=8U
Kro~2_il_tnO 36 21 3 107 TN W=24U L=8U
Kro~2_il_tpl 42 34 10 108 TP W=24U L=8U
Kro~2_il_tnl 42 34 3 107 TN W=24U L=8U
Kcolumn_try2_i2_tpo_nand 44 43 10 108 TP W=24U L=8U
Kcolumn_try2_i2_tpl_nand 44 19 10 108 TP W=24U L=8U
Kcolumn_try2_i2_tnO_name 45 43 3 107 TN W=24U L=8U
Kcolumn_try2_i2_tnl_nand 44 19 45 107 TN W=24U L=8U
Kcolumn_try2_i2_tp2_inv 46 44 10 108 TP W=24U L=8U
Kcolumn_try2_i2_tn2_inv 46 44 3 107 TN W=24U L=8U
Kcolumn_try2_i2_tp3_tgate 47 44 10 108 TP W=24U L=8U
Kcolumn_try2_i2_tn3_tgate 47 46 10 107 TN W=24U L=8U
Kcolumn_try2_i2_tpO_inv_erase 48 15 47 108 TP W=24U L=8U
Kcolumn_try2_i2_tnO_inv_erase 48 15 3 107 TN W=24U L=8U
Kcolumn_try2_i2_tnl 49 48 3 107 TN W=24U L=8U
Kcolumn_try2_i2_tn2 50 43 49 107 TN W=24U L=8U
Kcolumn_try2_i2_tn3 48 51 50 107 TN W=24U L=8U
Kcolumn_try2_i2_tpl_nand2 52 19 10 108 TP W=24U L=8U
Kcolumn_try2_i2_tp2_nand2 52 21 10 108 TP W=24U L=8U
Kcolumn_try2_i2_tn4_nand2 53 19 3 107 TN W=24U L=8U
Kcolumn_try2_i2_tn5_nand2 52 21 53 107 TN W=24U L=8U
Kcolumn_try2_i2_tp6_inv2 54 52 10 108 TP W=24U L=8U
Kcolumn_try2_i2_tn7_name 54 52 3 107 TN W=24U L=8U
Kcolumn_try2_i2_tpl_tgate2 24 52 48 108 TP W=24U L=8U
Kcolumn_try2_i2_tn4_tgate2 24 54 48 107 TN W=24U L=8U
Kcolumn_try2_i2_tpO 43 21 10 108 TP W=24U L=8U
Kcolumn_try2_i2_tnO 43 21 3 107 TN W=24U L=8U
Kcolumn_try2_i2_tpl 51 19 10 108 TP W=24U L=8U
Kcolumn_try2_i2_tn4 51 19 3 107 TN W=24U L=8U
Karray2_1ayout_iO_tpO 55 6 16 108 psonos W=20U L=8U
Karray2_1ayout_iO_tpl 55 7 56 108 TP W=20U L=8U
Karray2_1ayout_iO_tp2 57 7 56 108 TP W=20U L=8U
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Karray2_layout_iO_tp3 57 6 48 108 psonos W=20U L=8U
Karray2_layout_iO_tp4 16 5 58 108 psonos W=20U L=8U
Karray2_layout_iO_tp5 58 4 56 108 TP W=20U L=8U
Karray2_layout_iO_tp6 56 4 59 108 TP W=20U L=8U
Karray2_layout_iO_tp7 59 5 48 108 psonos W=20U L=8U
v_dummy 24 240 Ov
Ksense2_iO_tnO 60 240 3 107 TN W=24U L=8U
Ksense2_iO_tnl 240 60 3 107 TN W=24U L=72U
Ksense2_iO_tpO 60 240 10 108 TP W=24U L=8U
Ksense2_iO_tpl 240 60 10 108 TP W=24U L=8U
Ksense2_iO_tp2_precharge_sense_amp 60 21 10 108 TP W=24U L=8U
Ksense2_iO_tn2 240 8 3 107 TN W=24U L=8U
Ksense2_iO_tn3_inv_sense_amp 61 60 3 107 TN W=24U L=8U
Ksense2_iO_tp3_p_inv_sense_amp 61 60 10 108 TP W=24U L=8U
•• INOUT inoutO 1
•. INOUT inoutl 2
•. GND gndO 3
•. INOUT inout2 4
•. INOUT inout3 5
•. INOUT inout4 6
•• INOUT inout5 7
Vnllell 108 0 5
Vbulk 107 0 0
•
•
•
.OPTIONS abstol=0.10n chgtol=le-8 reltol=0.05 pivtol=le-6 trtol=1.0 gmin=5e-8
•
•
cload 24 0 4pf
cout 61 0 4pf
•
v_read 21 0 pulse(Ov 5v 50ms 0 0 100us 50.1ms)
v_aO 25 0 pulse(Ov 5v 0 0 0 500ms 100Oms)
v_al 11 0 pulse(Ov 5v Oms 0 0 250ms 50Oms)
v_erase 15 0 pulse(Ov 5v Oms 0 0 50ms 100.2ms)
v_cs 56 0 5v
v_r 28 0 5v
· tran 50us 500ms
•
•
•
••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••
.model tn nmos level=3 vto=0.78 kp=56.1e-6 gamma=O.597 phi=O.692
+ is=5e-16 pb=0.8 cgso=1.95e-l0 cgdo=1.95e-l0 rsh=36 cj=2.50e-4 mj=O.76
+ cjsll=5e-l0 mjsll=.34 js=le-5 tox=400e-l0 nsub=8e15 nss=lell nfs=le12
+ tpg=+l xj=0.15u ld=0.20u uo=650 vmax=5.1e4 fc=O.5 delta=1.4 theta=O.06
+ eta=O.06 kappa=O.4
.model tp pmos level=3 vto=-O.75 kp=22.0e-6 gamma=O.517 phi=0.677
+ is=5e-16 pb=0.8 cgso=1.90e-l0 cgdo=1.90e-l0 rsh=100 cj=1.95e-4 mj=O.535
+ cjsll=3.5e-l0 mjsll=.30 js=le-5 tox=400e-l0 nsub=6e15 nss=lell nfs=le12
+ tpg=-l xj=0.05u ld=0.20u uo=255 vmax=3.0e4 fc=0.5 delta=1.0 theta=0.06
+ eta=0.06 kappa=0.4
••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••
•
.model psonos pmos level=3 vto=+1.50v kp=22.0e-6 gamma=0.517 phi=0.677
+ is=5e-16 pb=0.8 cgso=1.90e-l0 cgdo=1.90e-l0 rsh=100 cj=1.95e-4 mj=0.535
+ cjsll=3.5e-l0 mjsll=.30 js=le-5 tox=100e-l0 nsub=6e15 nss=lell nfs=le12
+ tpg=-l xj=0.05u ld=0.20u uo=255 vmax=3.0e4 fc=0.5 delta=1.0 theta=0.06
+ et a=O. 06 kappa=O. 4 .
••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••
•
•
•
C4 4 0 2646.92e-15
C5 5 0 2559.77e-15
C6 6 0 3158.72e-15
C7 7 0 3397.33e-15
C8 8 0 1169.12e-15
72
B.i. SAMPLE SPICE OODE
C9 9 0 331.35e-15
C10 10 0 5986.50e-15
C11 11 0 926.42e-15
C12 12 0 77.00e-15
C13 13 0 136.8ge-15
C14 14 0 81.47e-15
C15 15 0 2007.32e-15
C16 16 0 1388.26e-15
C17 17 0 80.08e-15
C18 18 0 80.85e-15
C19 19 0 1159.51e-15
C20 20 0 347.13e-15
C21 21 0 4784.62e-15
C22 22 0 77.00e-15
C23 23 0 161.76e-15
C24 24 0 2626.66e-15
C25 25 0 1656.1ge-15
C26 26 0 79.31e-15
C27 27 0 311.76e-15
C28 28 0 3214.56e-15
C29 29 0 396.0ge-15
C30 30 0 80.08e-15
C31 31 0 80.85e-15
C32 32 0 327.67e-15
C33 33 0 258.13e-15
C34 34 0 2519.76e-15
C35 35 0 79.31e-15
C36 36 0 311.76e-15
C37 37 0 396.78e-15
C38 38 0 80.08e-15
C39 39 0 80.85e-15
C40 40 0 327.67e-15
C41 41 0 258.13e-15
C42 42 0 133.4ge-15
C43 43 0 368.5ge-15
C44 44 0 331.35e-15
C45 45 0 77.00e-15
C46 46 0 129.97e-15
C47 47 0 81.47e-15
C48 48 0 1787.40e-15
C49 49 0 80.08e-15
C50 50 0 80.85e-15
C51 51 0 293.90e-15
C52 52 0 347.13e-15
C53 53 0 77.00e-15
C54 54 0 161.86e-15
C55 55 0 56.55e-15
C56 56 0 1184.90e-15
C57 57 0 54.60e-15
C58 58 0 55.90e-15
C59 59 0 53.30e-15
C60 60 0 495.87e-15
C61 61 0 758.85e-15
VGHDO 3 0 0
•
•
r1 1 0 10meg
r2 2 0 10meg
r3 3 0 10meg
r4 4 0 10meg
r5 5 0 10meg
r6 6 0 10meg
r7 7 0 10meg
r8 8 0 10meg
r9 9 0 10meg
riO 10 0 10meg
r11 11 0 10meg
r12 12 0 10meg
r13 13 0 10meg
r14 14 0 10meg
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r15 15 0 lOmeg
r17 17 0 lOmeg
r18 18 0 lOmeg
r19 19 0 lOmeg
r20 20 0 lOmeg
r21 21 0 lOmeg
r22 22 0 lOmeg
r23 23 0 lOmeg
r24 24 0 lOmeg
r25 25 0 lOmeg
r26 26 0 lOmeg
r27 27 0 lOmeg
r28 28 0 lOmeg
r29 29 0 lOmeg
r30 30 0 lOmeg
r31 31 0 lOmeg
r32 32 0 lOmeg
r33 33 0 lOmeg
r34 34 0 lOmeg
r35 35 0 lOmeg
r36 36 0 lOmeg
r37 37 0 lOmeg
r38 38 0 lOmeg
r39 39 0 lOmeg
r40 40 0 lOmeg
r41 41 0 lOmeg
r42 42 0 lOmeg
r43 43 0 lOmeg
r44 44 0 lOmeg
r45 45 0 lOmeg
r46 46 0 lOmeg
r47 47 0 lOmeg
r48 48 0 lOmeg
r49 49 0 lOmeg
r50 50 0 lOmeg
r51 51 0 lOmeg
r52 52 0 lOmeg
r53 53 0 lOmeg
r54 54 0 lOmeg
r55 55 0 lOmeg
r56 56 0 lOmeg
r57 57 0 lOmeg
r58 58 0 lOmeg
r59 59 0 lOmeg
r60 60 0 lOmeg
r61 61 0 lOmeg
•
•
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